

FERAM CELL WITH INTERNAL OXYGEN SOURCE
AND METHOD OF OXYGEN RELEASE

DESCRIPTION

Field of the Invention

27
The present invention relates to ferroelectric (FE) capacitors and to a method of fabricating the same. More specifically, the present invention relates to an integrated ferroelectric capacitor/CMOS structure which comprises at least a ferroelectric material, a pair of electrodes in contact with opposite surfaces of the ferroelectric material, wherein the electrodes do not decompose at deposition or subsequent processing, and an oxygen source layer in contact with at least one of said electrodes, said oxygen source layer comprising a metal oxide which at least partially decomposes during deposition and/or subsequent processing.

Background of the Prior Art

Recent advances in ferroelectric (FE) materials have led to renewed interest in their use for memory device applications. One of the primary advantages of ferroelectric materials is that they can provide non-

5 volatile memory. Another advantage is that ferroelectric materials have a very high dielectric constant (on the order of 20 or above) associated therewith. The number of applications requiring inexpensive non-volatile memory is rapidly expanding. A breakthrough which would enable cheap
10 integration of non-volatile memory would accelerate this trend.

Ferroelectric materials pose several integration challenges which have not yet been solved. In particular,
15 ferroelectric materials typically require oxygen annealing after deposition of the material in order to operate as a storage medium. This annealing step is preferably carried out after the top electrode of the capacitor and before the BEOL (back end of the line) films are in place. The
20 annealing not only serves to improve the quality of the electrode/ferroelectric interface, but it also repairs damage to the ferroelectric material that may arise from any high energy processing steps, such as an anisotropic etching for top electrode and/or ferroelectric patterning.
25 Acceptable device characteristics may further require additional oxygen annealing after BEOL processing, to remove oxygen vacancies created in the ferroelectric material during exposure to hydrogen in steps such as dielectric deposition and forming gas anneals.

30 The inability of oxygen to permeate the numerous BEOL films limits the effectiveness of anneals towards the end of the

5 wafer fabrication process. In addition, oxygen anneals are
typically incompatible with BEOL materials such as Cu,
which is easily oxidized, and organic low-k dielectrics,
which react with oxygen to form volatiles. These factors
present a problem since anneals greatly improve the storage
10 characteristics of the ferroelectric material.

There is thus a great need for developing a method which
can be employed in fabricating an integrated
ferroelectric/CMOS structure which has improved storage
15 characteristics. Such a method should obviate or mitigate
the need for high temperature oxygen anneals at late stages
in processing when the BEOL layers are in place. Any
method developed should achieve this goal despite
difficulties in getting oxygen to permeate through the
20 various BEOL film layers without oxidation damage to any of
the BEOL layers.

Summary of the Invention

25 One object of the present invention is to provide an
integrated ferroelectric/CMOS structure which has improved
storage characteristics.

Another object of the present invention is to provide an
30 integrated ferroelectric/CMOS structure wherein sufficient
oxygen is present in the integrated structure to obviate or

5 mitigate the need for high temperature oxygen anneals at late stages in processing.

A further object of the present invention is to provide a method of manufacturing an integrated ferroelectric/CMOS
10 structure wherein sufficient oxygen is present therein such that the storage characteristics of the integrated structure is improved upon at least partial release of said oxygen.

15 A still further object of the present invention is to provide a simple method of fabricating an integrated ferroelectric/CMOS structure which can be used with CMOS technology as well as BEOL technology.

20 These and other objects and advantages can be obtained in the present invention for both ferroelectric capacitors and non-ferroelectric capacitors containing high-epsilon ($\epsilon \geq 20$) dielectric materials by utilizing an oxygen source layer in the integrated structure. This oxygen source layer is
25 typically a metal oxide which will at least partially decompose during ferroelectric/high-epsilon material deposition and/or subsequent device processing to release oxygen into the integrated structure, with consequent improvement of device storage characteristics. The
30 decomposition and/or oxygen release temperature, T_d , of the oxygen source layer is preferably low enough to allow substantial oxygen release without damage to the layers in

5 the integrated structure (i.e., Td preferably $\leq 700^{\circ}\text{C}$), yet
high enough to insure that complete oxygen release does not
occur during BEOL fabrication (i.e., Td preferably ≥ 350 -
400 $^{\circ}\text{C}$). The aforementioned subsequent device processing
may additionally include a post-BEOL anneal specifically
10 directed toward releasing the desired amount of oxygen from
the oxygen source layer.

In one aspect of the present invention, a ferroelectric
capacitor is provided which comprises:

15 a conductive electrode layer;

a ferroelectric layer disposed on said conductive electrode
layer;

20 a conductive counterelectrode layer formed on said
ferroelectric layer; and

an at least partially decomposed oxygen source layer
proximate to one of said conductive electrode layers.

25

The above ferroelectric capacitor may also comprise one or
more additional conductive electrode layers. These
additional electrode layers can be positioned either above
or below the conductive electrode layers of the inventive
30 capacitor. One or more oxygen-impermeable dielectric
overlayers can be formed above the uppermost layer of the

5 storage capacitor of the present invention. The conductive electrodes of the ferroelectric capacitor of the present invention may be independently patterned or unpatterned.

The ferroelectric capacitor described above forms part of
10 the integrated ferroelectric/CMOS structure of the present invention. Specifically, the integrated FE/CMOS structure of the present invention comprises:

a CMOS structure having at least one transistor region;
15 a ferroelectric capacitor formed on said CMOS structure, said ferroelectric capacitor comprising a conductive electrode layer, a ferroelectric layer disposed on said conductive electrode layer, a conductive counterelectrode layer formed on said ferroelectric layer, and an at least
20 partially decomposed oxygen source layer proximate to one of said conductive electrode layers; and

wiring levels formed on said ferroelectric capacitor.

25 In another aspect of the present invention, a method is provided for fabricating an integrated ferroelectric capacitor/CMOS structure. In accordance with this aspect of the present invention, the method comprises the steps
30 of:

- 5 (a) forming at least one complementary metal oxide semiconductor (CMOS) device on a semiconductor wafer;
- (b) forming a ferroelectric capacitor over said CMOS device, said ferroelectric capacitor comprising at least
10 one oxygen source layer in proximity to a conductive electrode layer, said oxygen source layer being capable of at least partially decomposing at temperatures below 700°C;
- (c) forming wiring levels on said ferroelectric capacitor
15 at temperatures below 450°C; and
- (d) optionally annealing the structure at a temperature above 300°C so as to at least partially decompose the oxygen source layer releasing oxygen in the ferroelectric
20 capacitor.

While the above aspects of the invention have been described for ferroelectric capacitors only, it should be understood that the scope of the present invention includes the application of the same inventive aspects and elements
25 to non-ferroelectric capacitors containing high-epsilon dielectric materials.

Brief Description of the Drawings

5 Figs. 1(a)-(c) show the various processing steps that are employed in one embodiment of the present invention for fabricating an integrated FE capacitor/CMOS structure.

Figs. 2(a)-(f) shows cross-sectional views of other
10 ferroelectric capacitors of the present invention wherein the oxygen source layer is depicted in different portions of the structure.

Detailed Description of the Invention

15

The present invention will now be described in greater detail by referring to the drawings that accompany the present application. It should be noted that in the accompanying drawings like reference numerals are used for
20 describing like and corresponding elements of the drawings.

Reference is made to Figs. 1(a)-(c) which illustrate one embodiment of the method of the present invention. In this embodiment, the oxygen source layer is shown on top of the
25 conductive counterelectrode layer. Although illustration is given for this specific embodiment, the method of the present invention also contemplates variations in the same which will be described hereinbelow.

30 Fig. 1(a) illustrates the initial structure of the present invention which includes a portion of a CMOS structure which may contain additional elements besides those

5 illustrated that are well known to those skilled in the art. Specifically, the structure shown in Fig. 1(a) comprises a semiconductor substrate 10 having diffusion regions 12, i.e. diffused portions of the bitlines formed in the surface thereof. On top of the semiconductor
10 substrate there is shown a transistor region 14 which is in contact with the diffusion regions. The structure shown in Fig. 1(a) further comprises conductive layers 16 which are formed in a dielectric layer 18.

15 The structure shown in Fig. 1(a) is composed of conventional materials that are well known to those skilled in the art and it is fabricated using techniques that are also well known in the art. For example, semiconductor substrate 10 is composed of any semiconducting material
20 including, but not limited to: Si, Ge, SiGe, GaAs, InAs, InP, all other III/V semiconducting compounds and organic semiconductors. The semiconductor substrate may be doped or undoped. The diffusion regions may contain p or n type dopants.

25 Transistor region 14 is comprised of a conventional gate stack which includes a layer of gate insulator such as SiO_2 formed on the surface of the semiconductor substrate and a layer of polysilicon or other gate conductor formed on the
30 gate insulator. A salicide layer may be formed on top of the polysilicon or gate conductor. Transistor region 14 may also include sidewall isolation regions as well as

5 other conventional components well known to those skilled
in the art. For simplicity, the various elements of the
transistor are not shown in the drawings, but are
nevertheless intended to be included in transistor region
14.

10

Conductive layers 16 comprise conductive materials known to
the art such as metals, conductive nitrides, conductive
metal silicon nitrides, conductive silicides, conductive
oxides and mixtures or multilayers thereof. Exemplary
15 conductive materials include: Cu, W, Al, polysilicon, TiN,
Ta, TaN, Ti and WSi_x. Conductive layers 16 may comprise a
number of metal lines and vias which can be composed of the
same or different conductive material. For simplicity, the
drawings of the present invention show two vias and one
20 metal line.

Dielectric layer 18 is composed of any inorganic or organic
dielectric material known in the art including, but not
limited to: SiO₂, Si₃N₄, SiCOH, diamond, diamond-like
25 carbon (i.e. amorphous C), paralyene polymers, polyimides,
silicon-containing polymers and other suitable dielectric
materials. Dielectric layer 18 may be composed of the same
material, as is depicted in Fig. 1(a), or different
dielectric materials can be employed. When different
30 dielectric materials are used, a barrier layer, not shown
in the drawings, may be formed between each successive
dielectric layer. The optional barrier layer is composed

5 of conventional materials including, but not limited to:
SiO₂, Al₂O₃, TiO₂, Si₃N₄, SiO_xN_y and Ta₂O₅.

As stated above, the structure shown in Fig. 1(a) is
fabricated using conventional processing steps which are
10 well known to those skilled in the art including:
semiconductor device fabrication and back end of the line
(BEOL) processing. For example, the CMOS device shown in
Fig. 1(a) can be fabricated by forming the transistor
region on the surface of the semiconductor substrate, i.e.
15 growing a gate insulator, depositing a gate conductor on
said gate insulator and thereafter patterning those layers
to provide the transistor region. The diffusion regions
can then be formed using conventional ion implantation and
annealing.

20 Conductive layers 16 of the CMOS structure shown in Fig.
1(a) are then typically formed by: depositing a first
dielectric layer on the surface of the semiconductor
structure, opening a via in the dielectric layer, filling
25 the via with a conductive material, planarizing the
structure using conventional planarization techniques such
as chemical-mechanical polishing or grinding, and then
forming a metal line by depositing a second dielectric
layer, opening a trench in the second dielectric layer,
30 filling the trench with a conductive material and
planarization.

5 In accordance with the present invention, a ferroelectric capacitor is the formed on the CMOS structure shown in Fig. 1(a). This step of the present invention is shown in Fig. 1(b). The ferroelectric capacitor may be patterned, non-patterned or contain a mixture of patterned and non-patterned layers.

Specifically, a conductive electrode layer 20 is first formed on the surface of the CMOS structure so that it is in electrical contact with the conductive layers of the CMOS structure. The conductive electrode layer 20 is the bottom electrode of the ferroelectric capacitor of the present invention.

Suitable conductive electrode materials that can be used in the present invention as conductive electrode layer 20 include, but are not limited to: noble metals such as Pt, Pd, Ir, Rh, Os, Au, Ag, and Ru; noble metal oxides such as PtO_x , IrO_x , PdO_x , RhO_x , OsO_x , AuO_x , AgO_x and RuO_x ; conductive oxides such as $SrRuO_3$, $LaSrCoO_3$ and $YBa_2Cu_3O_7$; mixtures and multilayers thereof. The noble metals and/or oxides may be crystalline or in an amorphous form. The conductive electrode layer of the capacitor may be unpatterned, or patterned using conventional lithography and RIE. Electrode layer 20 may further include one or more layers of conductive barrier materials selected from the group containing metal nitrides (for example TiN, TaN, WN, TaAlN,

5 TiAlN), metal silicon nitrides (for example, TaSiN, TiSiN),
metal oxides, and metal oxynitrides.

After forming conductive electrode layer 20, which may
include planarization, the structure may optionally be
10 subjected to an appropriate surface treatment step.
Suitable surface treatments that may optionally be employed
in the present invention include: oxidation by plasma
ashing, thermal oxidation, surface chemical treatments and
application of a thin metal oxide layer by chemical
15 solution deposition (CSD), chemical vapor deposition (CVD)
or physical vapor deposition (PVD).

In accordance with the present invention, a ferroelectric
layer 22 is formed on the surface of conductive electrode
20 layer 20. While layer 22 is described here and below as
ferroelectric, it should be understood that layer 22 may
comprise a non-ferroelectric high-epsilon ($\epsilon \geq 20$) dielectric
material without deviating from the intents of this
invention. Ferroelectric layer 22 may be patterned or
25 unpatterned. When patterned the ferroelectric film may be
surrounded by a dielectric layer to ensure a planar
structure. A suitable anneal may be performed after
forming ferroelectric layer 22 to achieve desired
ferroelectric properties. Typically, such an anneal is
30 carried out at a temperature of about 600°C or above.

5 The ferroelectric layer or non-ferroelectric high-epsilon
layer that is employed in the present invention is a
dielectric material which has a dielectric constant of 20
or above. This includes a crystalline, polycrystalline or
amorphous high dielectric constant material. Preferred
10 ferroelectric materials employed as layer 22 include, but
are not limited to: the perovskite-type oxides, compounds
containing pyrochlore structures such as $\text{Cd}_2\text{Nb}_2\text{O}_7$, potassium
dihydrogen phosphates, phosphates of rubidium, cesium or
arsenic and other like ferroelectric materials.
15 Combinations of these ferroelectric materials or
multilayers are also contemplated herein. High-epsilon
materials may also be employed in the present invention as
the high dielectric constant ferroelectric layer. The high
dielectric material may display a spontaneous electric
20 polarization (for NVRAM) or not (for DRAM).

Of the aforementioned ferroelectric materials, it is highly
preferred that ferroelectric layer 22 of the present
invention be composed of a perovskite-type oxide. The term
25 "perovskite-type oxide" is used herein to denote a material
which includes at least one acidic oxide containing at
least one metal from Group IVB (Ti, Zr or Hf), VB (V, Nb or
Ta), VIB (Cr, Mo or W), VIIB (Mn or Re), IIIA (Al, Ga or
In) or IB (Cu, Ag or Au) of the Periodic Table of Elements
30 (CAS version) and at least one additional cation having a
positive formal charge of from about 1 to about 3. Such
perovskite-type oxides typically have the basic formula:

5 ABO₃, wherein A is one of the above mentioned cations, and B is one of the above mentioned metals which forms the acidic oxide.

Suitable perovskite-type oxides include, but are not
10 limited to: titanate-based ferroelectrics, manganate-based materials, cuprate-based materials, tungsten bronze-type niobates, tantalates, or titanates, and bismuth layered-tantalates, niobates or titanates. Of these perovskite-type oxides, it is preferred to use strontium bismuth
15 tantalate, strontium bismuth niobate, bismuth titanate, strontium bismuth tantalate niobate, lead zirconate titanate, lead lanthanum zirconate titanate, and compositions of these materials modified by the incorporation of dopants as the ferroelectric material.

20 A conductive counterelectrode layer 24 is then formed on the surface of ferroelectric layer 22. The counterelectrode layer which forms the top electrode of the storage capacitor of the present invention may be formed of
25 the same or different conductive material as conductive electrode layer 20. The counterelectrode layer may also be patterned or unpatterned.

The final layer shown in Fig. 1(b) is an oxygen source
30 layer 26 which is capable of at least partially decomposing below 700°C so as to release sufficient oxygen into the

5 structure to cause improvements in the storage characteristics of the ferroelectric capacitor. Preferably the oxygen source layer comprises a conductive metal oxide having the formula MO_x , wherein M is selected from the group consisting of a noble metal such as Pd, Pt, 10 Ir, Rh, Ru and Os, a non-noble metal, and mixtures or alloys of these metals. The oxygen source layer may further be a mixture or multilayer combination of these MO_x oxides alone or with one or more elemental additives selected from the group containing noble metals, non-noble 15 metals, nitrogen (N), semiconductors such as Si, Ge, C, and B. Mixtures may be uniform in composition or graded in composition.

The value of x in MO_x may range from about 0.03 to about 3. 20 MO_x materials having low values of x would typically have M-like structures distorted by interstitial oxygen incorporation; MO_x materials having high values of x would typically have metal-oxide-like lattice structures and M-O bonding. The oxygen source layer may be crystalline or 25 amorphous, or a mixture of crystalline and amorphous phases. Crystalline oxygen source layers may include: PdO, PtO_2 , PtO, Pt_3O_4 , and IrO_2 . Oxygen source layers comprising metal- MO_x mixtures include: PtO_x mixed with Pt.

30 Noble metal alloy oxides (or mixtures of noble metal oxides) comprising two or more component oxides having different decomposition characteristics are particularly

5 preferred oxygen source layers, since their decomposition characteristics can be tuned by changing the relative proportions of the component oxides. Examples of such oxygen source layers include: $\text{Ir}_y\text{Pt}_z\text{O}_x$ or $\text{Pd}_y\text{Pt}_z\text{O}_x$, in which a relatively stable noble metal oxide (IrO_2 or PdO) having
10 a high decomposition temperature is combined with a relatively unstable noble metal oxide (PtO_x) having a low decomposition temperature to provide a material with an intermediate decomposition temperature.

15 The oxygen source layer may be patterned or unpatterned, and is preferably conductive, to facilitate electrical connection to the top electrode. However, an insulating oxide may be used for oxygen source if contact holes are provided therein.

20 It is noted that in Fig. 1(b), layers 20, 22, 24 and 26 represent one possible configuration of the ferroelectric capacitor of the present invention. Other possible configurations are shown in Figs. 2(a)-(f). In these
25 figures, reference numerals 20, 22, 24 and 26 are as defined above. Reference numeral 28 represents an optional conductive electrode layer that may be present in the present invention which may comprise any of the electrode and barrier materials listed previously. Common to each of
30 these figures is that the oxygen source material is formed in proximity to one of the electrode layers of the ferroelectric capacitor of the present invention. Fig.

5 2(f) shows a three dimensional (non-planar) ferroelectric capacitor that can be also be formed using the method of the present invention. Optional sidewall spacers may be present on patterned layers 20 and 26 of the structure shown in Fig. 2(f).

10

The various layers which make-up the ferroelectric capacitor of the present invention are formed using conventional deposition processes well known to those skilled in the art. For example, layers 20, 24, 26 and optional layer 28 may be formed by chemical vapor deposition (CVD), plasma-assisted CVD, electron beam evaporation, thermal evaporation, thermal oxidation, sputtering, reactive sputtering, plating and other like deposition techniques alone or in combination. After deposition of each layer, the structure may optionally be planarized using conventional techniques such as chemical-mechanical polishing. Patterning may also be performed using conventional lithography and reactive ion etching.

25 Ferroelectric material layer 22 is also formed using conventional deposition techniques well known to those skilled in the art including, but not limited to: chemical solution deposition (CSD), sol gel, metal-organic decomposition, spin coating, sputtering, reactive sputtering, metal-organic chemical vapor deposition, physical vapor deposition, plasma-assisted chemical vapor deposition, pulsed laser deposition, chemical vapor

5 deposition, evaporation and like deposition techniques. A high temperature anneal may need to be performed at this time to obtain desired ferroelectric properties.

After forming the structure shown in Fig. 1(b), which may
10 include patterning of all the capacitor layers in one step or a plurality of steps, various wiring levels may be formed on top of the structure. This step of the present invention including the optional patterning step is illustrated by Fig. 1(c). When patterning is performed the
15 patterned capacitor, i.e. layers 20, 22, 24 26 and optional 28 may be encapsulated by an optional dielectric layer (not shown) to protect the ferroelectric from out-diffusion of oxygen species and in-diffusion of hydrogen species. The optional dielectric encapsulant layer would typically be an
20 oxide, nitride or oxynitride, such as SiO_2 , SiN_x , SiO_xN_y , TiO_2 , Ta_2O_5 , or Al_2O_3 .

The wiring levels are formed by first forming dielectric material 30 on the structure and thereafter forming
25 conductive layers 32 therein using BEOL processing techniques that preferably operate well below the decomposition temperature of the oxygen source layer, for example, at or below 400°C . Dielectric layer 30 may be composed of the same or different dielectric material as
30 layer 18; likewise conducting layers 32 may be composed of the same or different materials as conducting layers 16.

5 The at least partial decomposition of the oxygen source
layer may occur concurrently with other steps in processing
such as ferroelectric/high-epsilon material deposition, top
electrode deposition, optional encapsulant deposition, and
BEOL processing. The at least partial decomposition of the
10 oxygen source layer may also take place during device
operation (at a very slow rate) or during a post-BEOL
anneal specifically directed toward releasing the desired
amount of oxygen from the oxygen source layer into the
ferroelectric capacitor to improve the storage
15 characteristics of the same. The post-BEOL anneal may be
conducted in a substantially inert gas atmosphere, e.g.
vacuum, He, Ar and N₂, that can be optionally mixed with an
oxidizing gas such as O₂, steam, O₃, N₂O or H₂O₂. Preferred
annealing temperatures that can be employed in the present
20 invention are from about 350° to about 700°C, with from
about 350° to about 500°C being more highly preferred.
Typically, annealing is carried out for a time period of
from about 1 minute to about 4 hours, with from about 1
minute to about 10 minutes being more highly preferred.
25 The annealing step may be carried out using a single ramp
cycle or multiple ramp and soak cycles can also be used.

While the present invention has been particularly shown and
described with respect to preferred embodiments thereof, it
30 will be understood by those skilled in the art that the
foregoing and other changes in form and detail may be made

5 without departing from the spirit and scope of the present invention.

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242